XC2S50-5FG256C

2.5V,256FBGA, ASIC, Four dedicated DLLs, 3.3V, Field-Programmable Gate Array

Rated 5 Rating 5 | reviews | Write a review

Price:: US $0.01~0.02 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $0.01~0.02

PartNumber:: XC2S50-5FG256C

Brand:: Xilinx, Inc - Xilinx | Pack: BGA | D/C: 10+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Lola's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-04-01

From Other Seller

Part Number:XC2S50-5FG256C
US $0.01 - 0.02
iphone5 data cable

US $4.00 - 5.00 / Piece
(0) Remove
FM31256-G

US $2.40 - 4.20 / Piece
(0) Remove
Quantity:

piece

Product Summary

The XC2S50-5FG256C is a Spartan-II 2.5V Field-Programmable Gate Array which gives users high performance, abundant logic resources,and a rich feature set, all at an exceptionally low price.. The XC2S50-5FG256C avoids the initial cost, lengthy development cycles, and inherent risk of conventional ASICs. Also, the programmability permits design upgrades in the field with no hardware replacement necessary (impossible with ASICs).

Parametrics

XC2S50-5FG256C maximum ratings: (1)Supply voltage relative to GND(2): –0.5 3.0 V; (2)Supply voltage relative to GND(2): –0.5 4.0 V; (3)Input reference voltage: –0.5 3.6 V; (4)Input voltage relative to GND(3): 5V tolerant I/O(4), –0.5 to 5.5 V; No 5V tolerance(5), –0.5 to VCCO+0.5 V; (5)Voltage applied to 3-state output: 5V tolerant I/O(4), –0.5 to 5.5 V; No 5V tolerance(5), –0.5 to VCCO+0.5 V; (6)Storage temperature: -65 to +150℃; (7)Junction temperature: +125 ℃.

Features

XC2S50-5FG256C features: (1)Second generation ASIC replacement technology; (2)Densities as high as 5,292 logic cells with up to 200,000 system gates; (3)Fully PCI compliant; (4)Low-power segmented routing architecture; (5)Full readback ability for verification/observability; (6)Dedicated carry logic for high-speed arithmetic; (7)Efficient multiplier support; (8)Cascade chain for wide-input functions; (9)Abundant registers/latches with enable, set, reset; (10)Four dedicated DLLs for advanced clock control; (11)Versatile I/O and packaging; (12)Core logic powered at 2.5V and I/Os powered at 1.5V, 2.5V, or 3.3V.